104 dB, Stereo Codec with Mux and S/PDIF Transmitter

The CS4265 is a stereo audio codec featuring an integrated five-chip design and S/PDIF output to provide premium audio performance. An analog front-end provides a 2:1 input mux and a programmable gain amplifier (PGA) capable of ±12 dB of analog gain in 0.5 dB step sizes with zero-crossing and click-free transitions to maintain superior audio quality. One pair of inputs has a dedicated microphone pre-amplifier in its path to provide 32 dB of gain, and a low noise microphone bias supply is also available. The stereo analog-to-digital (A/D) and digital-to-analog (D/A) conversion is based on multibit Delta Sigma architecture. A synchronous S/PDIF (IEC60958-3) digital audio transmitter is integrated to provide additional design flexibility and to lower system cost.

Due to circumstances outside of our direct influence, our vendor has given us minimal time to plan within our normal EOL notification period. We ask for your immediate attention to place LTB orders, within the timeline, to allow processing of material and build FG ahead of closure. We have given an extended period for LTS on this occasion due to the difficult circumstances we face. There could be limits to total available material due to time constraints and yields.

CIRRUS ROCKS® CIRRUS® ENGINEERED TO ROCK® INNOVATION THAT ROCKS® POPGUARD®

Technology

Mono/Stereo Codecs

Features

  • Complete stereo codec
  • Integrated 192 kHz S/PDIF transmitter
  • 24-bit conversion
  • System sampling rates up to 192 kHz
  • Advanced multibit Delta Sigma architecture
  • 104 dB dynamic range
  • -95 dB ADC THD+N
  • -90 dB DAC THD+N
  • 2:1 input mux
  • IEC60958-3 transmitter
  • Programmable gain amplifier: ±12 dB gain, 0.5 dB step sizes with zero crossing
  • Microphone pre-amp with 32 dB gain and low-noise bias supply
  • Digital volume control
  • Popguard® technology for control of clicks and pops
  • Single-ended inputs and outputs
  • 3.3 V or 5.0 V power supply
  • Support for direct interface to logic levels from 1.8 V to 5 V
  • Overflow detection
  • High-pass filter with defeat
  • Package: 32-pin QFN, lead-free assembly

Parametric Specifications

Discontinued Product

Technical Documents

CS4265 Product Data Sheet

Oct 1, 2021, DS658F6 : 2.3 Mb

CS4265 Product Bulletin

Jun 14, 2004, 0139-0604-PB-LP : 383 Kb

Errata: CS4265 Rev C0 Silicon

Jan 10, 2007, ER657F1 : 35 Kb

More

Comprehensive Solutions